

SANYO Semiconductors DATA SHEET

LA6569 S-channel Driver for Compact Disk Applications

Overview

The LA6569 is a 5-channel driver for optical disc drives that includes a regulator on/off circuit.

Features

- Power amplifier 5-channel built-in. (Bridge-connection (BTL) : 4-channel, H bridge : 1-channel)
- IO max 1A.
- Level shift circuit built-in (except H bridge).
- Mute circuit (output ON/OFF) built-in. (Operable with BTL AMP with MUTE1 : CH1 and MUTE2 : CH2 to 4 and not operable for the H bridge of 3.3VREG.)
- 3.3V regulator built-in (external PNP transistor).
- With a function to set the loading output voltage.
- Overheat protection circuit (thermal shutdown) built-in.
- Regulator ON/OFF circuit built-in.

Specifications

Absolute Maximum Ratings at Ta = 25°C

| Parameter | Symbol | Conditions | Ratings | Unit |
|------------------------|---------------------|--|-------------|------|
| Maximum supply voltage | V _{CC} max | | 14 | V |
| Maximum output current | I _O max | Each output for H bridge, channel 1 to 4 | 1 | Α |
| Maximum input voltage | VINB max | | 13 | V |
| Mute pin voltage | VMUTE | | 13 | V |
| Allowable operation | Pd max | Independent IC | 0.8 | W |
| | | *Mounted on a standard board | 2.0 | W |
| Operating temperature | Topr | | -30 to +85 | °C |
| Storage temperature | Tstg | | -55 to +150 | °C |

^{*1} A circuit board for mounting (76.1mm×114.3mm×1.6mm, glass epoxy resin)

Recommended Operating Conditions at Ta = 25°C

| Parameter | Symbol | Conditions | Ratings | Unit |
|----------------|-----------------|--------------------------------|-----------|------|
| supply voltage | V _{CC} | Same for V _{CC} -VREG | 4.5 to 13 | V |

- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

SANYO Semiconductor Co., Ltd.

LA6569

Electrical Characteristics at Ta = 25°C, V_{CC}1 = V_{CC}2 = 8V, VREF = 1.65V, unless especially specified.

| Deservator | Cumbal | Conditions | Ratings | | | Linit |
|---|----------------------|--|---------|------|----------------------|-------|
| Parameter Symbol | | Conditions | min | typ | max | Unit |
| All blocks | | | | | | |
| No-load current drain ON | I _{CC} -ON | FWD = REV = 0, All outputs ON *1 | | 30 | 50 | mA |
| No-load current drain OFF | I _{CC} -OFF | FWD = REV = 0, All outputs OFF *1 | | 10 | 20 | mA |
| VREF input voltage range | VREF-IN | | 1 | | V _{CC} -1.5 | V |
| Thermal shutdown temperature | TSD | *2 | 150 | 175 | 200 | °C |
| BTL AMP block (CH1 to CH4) | | | | | | |
| Output offset voltage | VOFF | Voltage difference between outputs for BTL AMP, each channel. *3 | -60 | | 60 | mV |
| Input voltage range | VIN | Input voltage range for input for OP-AMP. | 0 | | V _{CC} -1.5 | V |
| Output voltage | V _O | Each voltage between V_O + and V_O - when R_L = 8Ω . *4 | 5.7 | 6.5 | | V |
| Closed-circuit voltage gain | VG | Input and output gain. *3 | 5.4 | 6 | 6.6 | deg |
| Slew rate | SR | AMP Independent. Multiply 2 between outputs. *2 | | 0.5 | | V/μs |
| MUTE ON voltage | VMUTE-ON | Each MUTE *5 | 2 | | | V |
| MUTE OFF voltage | VMUTE-OFF | Each MUTE *5 | | | 0.5 | V |
| Input AMP block (CH1 to CH4) | | | | | | |
| Input voltage range | V _{IN} -OP | | 0 | | V _{CC} -1.5 | V |
| Output current (SINK) | SINK-OP | | 2 | | | mA |
| Output current (SOURCE) | SOURCE-OP | *6 | 300 | 500 | | μΑ |
| Output offset voltage | VOFF-OP | | -10 | | 10 | mV |
| Loading block (CH5, H bridge) | | | | | | |
| Output voltage | V _O -LOAD | Forward, reverse, R _L = 8Ω *4 | 5.7 | 6.5 | | V |
| Break output saturation voltage | VCE-BREAK | Output voltage at braking *7 | | | 0.3 | V |
| Input low level | V _{IN} -L | | | | 1 | V |
| Input high level | V _{IN} -H | | 2 | | | V |
| Output set voltage | VCONT | I _O = 200mA (Between outputs), VCONT = 3V | 2.9 | 3.15 | 3.4 | V |
| Power supply block (PNP transistor : 2SB632K-use) | | | | | | |
| 3.3V supply output | Vout | I _O = 200mA | 3.15 | 3.3 | 3.45 | V |
| REG-IN SINK current | REG-IN-SINK | Base current to external PNP *8 | | 10 | | mA |
| Line regulation | ΔVOLN | 6V≤V _{CC} ≤12V | | 20 | 150 | mV |
| Load regulation | ΔVOLD | 5mA≤I _O ≤200mA | | 50 | 200 | mV |
| Regulator ON | REG-EN-ON | Regulator ON *9 | 2 | | | V |
| Regulator OFF | REG-EN-OFF | Regulator OFF *9 | | | 0.5 | V |

^{*1.} Current dissipation that is a sum of V_{CC}1 and V_{CC}2 at no load.

^{*2.} Design guarantee value.

^{*3.} Input AMP is a BUFFER AMP.

^{*4.} Voltage difference between both ends of load (8 Ω). Output saturated.

 $^{^{*}5}$. Output ON with MUTE : [H] and OFF with MUTE : [L] (HI impedance).

^{*6.} The source of input OP-AMP is a constant current. As the $11k\Omega$ resistance to the next stage is a load, pay due attention when setting the input OP-AMP gain.


^{*7.} Short (GND) brake used. SINK side output ON.


^{*8. 3.3}VREG incorporates a drooping protection circuit and operated when the base current is 10mA (TYP).

^{*9.} The output is 3.3V when the REG-EN pin is HIGH.


Package Dimensions

unit : mm 3251






Block Diagram



Pin Description

| | Scriptio | | | Discontinuities |
|------------|--------------------|---------|--|---|
| Pin name | Pin name | Pin no. | Equivalent circuit | Pin explanation |
| Input | V _{IN} 1+ | 17 | V _{IN} *- | Input pin (CH1 to 4). |
| (CH1 to 4) | V _{IN} 1- | 16 | l T | |
| | V _{IN} 1 | 15 | Vcc O | |
| | V _{IN} 2+ | 20 | | |
| | V _{IN} 2- | 19 | | |
| | V _{IN} 2 | 18 | V _{IN} *+ () () | |
| | V _{IN} 3+ | 25 | VIN . O | |
| | V _{IN} 3- | 24 | | |
| | V _{IN} 3 | 23 | | |
| | V _{IN} 4+ | 31 | | |
| | V _{IN} 4- | 32 | S-GND S-GND | |
| | V _{IN} 4 | 33 | | |
| Input | FWD | 1 | | Logic input pin. |
| (LOADING) | REV | 2 | | By combining H and L of this pin, any |
| | | | Ψ | one of four modes |
| | | | - | (forward/reversed/brake/idling) can be |
| | | | │ | selected. |
| | | | | |
| | | | FWD | |
| | | | | |
| | | | \ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ | |
| | | | <u> </u> | |
| | | | | |
| | | | | |
| Output | V _O 1+ | 12 | · · · · · · · · · · · · · · · · · · · | Output for channel 1 to 4. |
| (CH1 to 4) | V _O 1- | 13 | | |
| , , | V _O 2+ | 10 | | |
| | V _O 2- | 11 | | |
| | V _O 3+ | 8 | $\bigvee v_{0^{\star}}$ | |
| | V _O 3- | 9 | | |
| | V _O 4+ | 6 | | |
| | V _O 4- | 7 | RF | |
| MUTE | MUTE1 | 34 | Vcc1 O | BTL AMP output. |
| | MUTE2 | 35 | | Output ON/OFF for CH1 to CH4. |
| | | | | MUTE: H output ON |
| | | | | MUTE: L output OFF |
| | | | | |
| | | | MUTE Og | |
| | | | | |
| | | | g the state of the | |
| | | | | |
| | | | S-GND | |
| Output | V _{LO} + | 5 | | Output voltage set pin for loading block. |
| (LOADING) | V _{LO} - | 4 | | carpar ranaga aar piir ranaanig araani |
| , | LO | | | |
| | | | | |
| | | | | |
| 1 | | | | |
| | | | | |
| | | | | |
| 1 | | | | |
| | | | | |
| | | | | |
| 1 | | | | |
| | | | │ | |
| | | | * | |
| 1 | | | _ | |
| | | | $\land \land \land \land$ | |
| | | | V _O 5+ V _O 5- VCONT | |
| | | | | • |

Sample Application Circuit




Note: Add CR between outputs or to a circuit to GND when oscillation occurs in the output. Apply 4.5V or more to the external PNPTr emitter pin.

Truth Table (loading (H bridge) section)

| FWD | REV | Loading output | |
|-----|-----|------------------|--|
| | L | OFF *1 | |
| L | Н | Forward | |
| Н | L | Reversed | |
| | Н | (Short) brake *2 | |

^{*1} The output has a high impedance.

Relation of MUTE and Power (VCC*)



- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 2005. Specifications and information herein are subject to change without notice.

^{*2} At brake, the SINK side transistor is ON (short brake).

V_LO+ and V_LO- are approximately on the GND level.